6

pPIM: A Programmable Processor-in-Memory Architecture With Precision-Scaling for Deep Learning

Purab Ranjan Sutradhar, *Student Member, IEEE*, Mark Connolly, Sathwika Bavikadi, Sai Manoj P D¹⁰, *Member, IEEE*, Mark A. Indovina¹⁰, *Senior Member, IEEE*, and Amlan Ganguly¹⁰, *Senior Member, IEEE*

g Abstract—Memory access latencies and low data transfer bandwidth limit the 10 processing speed of many data intensive applications such as Convolutional Neural Networks (CNNs) in conventional Von Neumann architectures. Processing 11 12 in Memory (PIM) is envisioned as a potential hardware solution for such 13 applications as the data access bottlenecks can be avoided in PIM by performing computations within the memory die. However, PIM realizations with logic-based 14 15 complex processing units within the memory present complicated fabrication 16 challenges. In this letter, we propose to leverage the existing memory 17 infrastructure to implement a programmable PIM (pPIM), a novel Look-Up-Table 18 (LUT)-based PIM where all the processing units are implemented solely with LUTs, as opposed to prior LUT-based PIM implementations that combine LUT with 19 20 logic circuitry for computations. This enables pPIM to perform ultra-low power & 21 low-latency operations with minimal fabrication complications. Moreover, the 22 complete LUT-based design offers simple 'memory write' based programmability in pPIM. Enabling precision scaling further improves the performance and the 23 24 power consumption for CNN applications. The programmability feature potentially 25 makes it easier for online training implementations. Our preliminary simulations demonstrate that our proposed pPIM can achieve 2000x, 657.5x and 1.46x 26 27 improvement in inference throughput per unit power consumption compared to 28 state-of-the-art conventional processor architecture, Graphics Processing Unit 29 (GPUs) and a prior hybrid LUT-logic based PIM respectively. Furthermore, 30 precision scaling improves the energy efficiency of the pPIM approximately by 1.35x over its full-precision operation. 31

Index Terms—Processing in memory, look up table, convolutional neural network,
 deep neural network, DRAM

34 **1** INTRODUCTION

01

MEMORY-CENTRIC processing is an emerging area of research 35 which is gaining an increasing attention due to its ability to address 36 the memory-processor communication bottleneck, popularly known 37 as the 'Memory Wall' [1]. Highly memory-intensive applications 38 39 such as Convoluted Neural Networks (CNN) and Deep Neural Net-40 works (DNN) demand massive parallel computations to be performed at a very low latency. Processing-in-memory (PIM) is 41 envisioned as a desirable alternative to eliminate the power and per-42 formance bottleneck of the traditional Von Neumann architectures as 43 it enables computation either in or near data. However, due to imple-44 mentation constraints, only small processing units capable of simple 45 46 computations are featured in PIM architectures. On the other hand, image processing and Deep Learning (DL) applications such as 47 CNNs require relatively simple arithmetic calculations on massive 48 49 amounts of data. Therefore, PIMs capable of intense parallelization of

Manuscript received 25 Mar. 2020; accepted 16 July 2020. Date of publication 0 . 0000; date of current version 0 . 0000. (Corresponding author: Sai Manoj P D.)

Digital Object Identifier no. 10.1109/LCA.2020.3011643

simple computational tasks that largely eliminating the power-delay 50 cost of data movement between the processors and the memory ele-51 ments are suitable for DL applications. 52

Attributing processing abilities to the memory can be per- 53 formed in different ways such as logic-based processor implemen- 54 tation [2], bulk bit-wise in-situ processing with specialized logic 55 circuits [3], [4], [5], [6], LUT-based processor implementations [7] 56 and 3-D implmentations [8]. In this paper, we propose a program- 57 mable PIM (pPIM) architecture based on Look-UP-Tables (LUTs) 58 within a Dynamic Random-Access Memory (DRAM) chip. LUT- 59 based PIMs [7] have been shown to be significantly faster and 60 energy-efficient compared to bit-wise logic circuit based architec- 61 tures [3], [4], [5] due to the absence of switching power consump- 62 tion of logic gates. Moreover, LUTs of the pPIM provide functional 63 flexibility to implement different types of computations necessary 64 in DL applications such as linear algebraic operations, different 65 activation functions and pooling. Data movements among the 66 pPIM processing nodes are facilitated by existing data movement 67 mechanisms in DRAM with minimal modifications for faster oper- 68 ation and ease of adoption. 69

The LUT based approach also enables us to support approxi-70 mate computing through precision-scaling. The pPIM is capable of 71 operating on scaled 4-bit approximate representations of the oper-72 ands, resulting in further lowering of latency and power consump-73 tion without significant compromise of the accuracy of the CNN 74 applications. The baseline pPIM is capable of achieving a frame 75 rate of 96.5 fps at a power consumption of 3.35 W for AlexNet. 76

2 **PPIM ARCHITECTURE**

The PIM architecture proposed in this work is designed to perform 78 data-intensive applications such as CNNs and DNNs. This archi-79 tecture is presented in a hierarchical view in Fig. 1. At the center of 80 this architecture is the proposed pPIM core, which facilitates pro-81 grammable operations on two 4-bit inputs. Nine of the pPIM cores 82 are grouped together to form a pPIM cluster that can perform mul-83 tiple operations such as Multiply-and-Accumulate (MAC) and acti-84 vation functions on 8-bit operands. These clusters are arranged in 85 rows across DRAM subarrays, forming an overall 2-D array of clus-86 ters across a DRAM bank. An array of these pPIM clusters can be 87 used to perform CNN or DNN computations.

2.1 pPIM Core

In order to offer a larger degree of functional flexibility and 90 programmability, an LUT-based design is adopted for the pPIM 91 core instead of a pre-defined logic circuit. Moreover, it has been 92 shown in recent works such as [7] that an LUT-based, in-memory 93 arithmetic unit can perform multiplications with significantly 94 lower delay compared to bitwise computing [3], [4], [5], [6] without 95 any trade-off in accuracy. Our proposed pPIM with LUT-based 96 approach provides the ability to set its functionality to any arbi- 97 trary operation. The LUTs are implemented with 8-bit 256-to-1 98 multiplexers, as shown in Fig. 1. The 8-bit MUX is necessary to 99 accommodate 8-bit operations such as the multiplication of two 4- 100 bit operands. The MUX select lines are controlled by two 4-bit 101 inputs which serve as the operands, as shown in Fig. 1. The inputs 102 to the MUX, called function-words, are directly read from a register 103 file located inside the pPIM core. Therefore, switching between 104 functionalities can be achieved simply by reading new a function- 105 word from the register file into the MUX inputs. Additional func- 106 tion-words can be accessed from the DRAM subarray when neces- 107 sary. The inputs to the pPIM cores are received through the 108 interconnection Router of the pPIM cluster. These can be data-words 109 stored in the DRAM subarray or from the chip I/O (in case of 110

77

89

1556-6056 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

Purab Ranjan Sutradhar, Mark Connolly, Mark A. Indovina, and Amlan Ganguly are with the Rochester Institute of Technology Kate Gleason College of Engineering, Rochester, NY. E-mail: {ps9525, mfc5867, maieee, axgeec}@rit.edu.

Sathwika Bavikadi and Sai Manoj P D are with the Electrical and Computer Engineering, George Mason University, Fairfax, VA. E-mail: sbavikad@gmu.edu, saimanoj.p.2013@ieee.org.



Fig. 1. Hierarchical pPIM Architecture showing pPIM cluster arrangement in a DRAM bank, Core organization inside a cluster and the Core microarchitecture respectively from the left to the right.

direct streaming data), the output from another PIM cluster or another pPIM core. This communication method of the pPIM cores is discussed in detail in the next subsection.

114 2.2 pPIM Cluster With Precision-Scaling

The pPIM clusters are formed by having nine pPIM cores arranged 115 in 3 x 3 2-D grid, with a view to scaling up the size of the operands. 116 In the case of CNNs or DNNs, a MAC operation is the most expen-117 118 sive and the most frequently used arithmetic function in a convolutional layer. Therefore, here we discuss a use-case where a cluster 119 can be efficiently used to perform MAC operations on 8-bit oper-120 121 ands. We choose 8-bit operands in our use-case as it represents the 122 majority of image & video pixel data.

In order to achieve this, the 8-bit MAC instruction is disintegrated into a series of 4-bit operations that can be performed by



Fig. 2. Sequential model of 8-bit MAC (exact) operation and 4-bit precision-scaled (approx.) MAC. In the figure, blue and red boxes represent cores performing 4-bit multiplication and 4-bit addition respectively. The left and right arrows coming out of each box represent the upper and lower 4-bit results of the core's operation respectively.

individual pPIM cores. The 8-bit multiplication is disintegrated into 125 four 4-bit multiplication and nine 4-bit addition operations. We 126 define partial products V_x (x = 0, 1, 2, 3) to be obtained through 127 multiplication of the two 8-bit inputs, 'a' and 'b', where each input 128 is split into its upper and lower four bit segments. Subscripts 'H' 129 and 'L' refer to the upper and lower segments respectively: 130

$$V_0 = a_L \times b_L \tag{1}$$

$$V_1 = a_L \times b_H \tag{2}$$

$$V_2 = a_H \times b_L \tag{3}$$

$$V_3 = a_H \times b_H, \tag{4}$$

133

Aggregation of the individual partial products from (1), (2), (3), 134 (4) above is achieved in 8 stages of accumulation by adopting the 135 data flow shown in Fig. 2. Data communications among the pPIM 136 cores within a cluster are achieved through the Router which is capa- 137 ble of establishing parallel connections among all cores. It consists of 138 eightteen 8:1 4-bit MUXes which together form a SPIN interconnec- 139 tion fabric. In order to increase the performance of the pPIM, we fur- 140 ther propose the use of approximate computing through precision 141 scaling of operands. This is obtained by aggressive truncation of 8-142 bit operands down to only the 4 most significant bits (MSBs). The 143 MAC operation for precision-scaled 4-bit operands require only 4 144 stages of operation in total for the product to be accumulated after 145 the multiplication is achieved from (4) using only the most signifi- 146 cant 4 bits $(a_H \& b_H)$ of the operands. This reduces the MAC opera- 147 tion execution time by half. This precision-scaled approach is 148 evaluated against the baseline 8-bit approach in terms or perfor- 149 mance, power and accuracy in Section 3. 150

2.3 PIM Chip Architecture – Integration With Memory and 151 Data Communication Support 152

A 2-D array of pPIM clusters is implemented on the memory chip 153 in one memory bank where each cluster can performs at least one 154 independent operation (i.e., MAC). The clusters are arranged along 155 subarrays and are interfaced to the sense-amplifiers whereby they 156 can communicate to the memory bit lines to perform read and 157 write operations. The mapping of the data onto the proposed pPIM 158 is performed as a weight stationary approach i.e., by loading the 159 weights onto the pPIM, one can feed in the input data to obtain the 160 output. Data communication is carefully limited to vertical move- 161 ments so that the source and the destination of the communications 162 are always located on the same bitlines, either in the same or differ- 163 ent subarrays. If the source and the destination clusters are located 164 in the same memory subarray but different rows, then a row copy- 165 ing mechanism called RowClone [9] is utilized in which the entire 166 row of memory is loaded into the subarray row buffer. The row is 167 then written into the destination row(s) from the row buffer. 168

IEEE COMPUTER ARCHITECTURE LETTERS

TABLE 1 Characteristics of PIM Components in 28 nm Technology Node

| Component | Delay (ns) | Power(mW) | Active Area (µm²) |
|--|-----------------------|-------------------------------|----------------------------|
| PIM Core PIM Cluster (MAC Operation) Intra-Subarray | 0.8 6.4 63.0 | 2.7 5.2 0.028 μJ/comm | 4616.85 41551.66 N/A |
| (RowClone [9])* Inter-Subarray Communication (Lisa-RISC [10]) for subarrays 1/7/15 hops away * | 148.5/196.5/ 260.5 | 0.09 / 0.12 / 0.17 μJ/comm | N/A |

*Represented in 28 nm technology node.

If source and destination rows are located in different subar-169 170 rays, then an access-transistor based modification, as proposed in LISA [10], is adopted to facilitate fast data transfer. For complete 171 parallelization of operations such as matrix manipulations 172 173 required by CNNs and DNNs through data re-use, multicasting of data is essential. Multicasting is facilitated by writing the subarray 174 row buffer to multiple destination rows. This is implemented by a 175 176 custom control command from the memory controller, inspired from a similar mechanism presented in AMBIT [3], which enables 177 178 multicasting to specific destination rows using only one additional 179 custom row decoder. By resizing the sense-amplifiers, multicasting can be expanded to more than three rows. Since the adopted mech-180 anism of RowClone [9] for intra-subarray data transfer is faster 181 than LISA [10] for inter-subarray communication, we propose to 182 enlarge the subarrays as much as possible in order to accommodate 183 maximum number of pPIM clusters in the same subarray. To avoid 184 longer bitlines for larger subarrays, we envision increased number 185 of columns rather than increased number of rows for enlarging the 186 subarrays. This can be implemented by having fewer but larger 187 188 memory banks in the DRAM. These modifications primarily optimize the performance of the PIM architecture [5], rather optimizing 189 the memory organization itself. 190

Due to programmability of the pPIM cores and hence that of the clusters as well, the proposed pPIM fabric can perform CNN or DNN applications involving matrix multiplications or filtering when disintegrated into a series of parallel MAC operations. Moreover, by appropriate programming of the *function-words*, pPIM clusters can also perform more CNN or DNN operations such as pooling and activation functions.

198 **3 PERFORMANCE EVALUATIONS**

In this section, we evaluate the pPIM in terms of performance,energy consumption and area for DL applications.

201 3.1 pPIM Core and Cluster Characteristics

The delay, power and area for the pPIM core and cluster are 202 obtained from Synopsys Design Compiler using 28 nm standard 203 cell libraries from TSMC and are presented in Table 1. To reduce 204 the area overhead, the LUT MUXes are implemented using Trans-205 206 mission Gates (TG). The delay of a single 8-bit MAC performed within a cluster involves computations inside the PIM cores as 207 well as communication among the cores. Power consumption of 208 the cluster is that of all the cores and the core-to-core communica-209 210 tion. The power and delay for intra and inter subarray data transfers are obtained from [9] and [10]. 211

212 3.2 Performance Evaluation With DL Applications

We present the comparison of the proposed pPIM architecture with
a state-of-the-art CPU: Intel Knights Landing (KNL), GPU: Nvidia
Tesla P100 along with bulk bit-wise computation based PIM architectures such as the DRAM based DRISA [5], DrAcc [6] & SRAM



Fig. 3. Comparison of (a) power and throughput of full precision pPIM-256 & precision scaled pPIM-256A with other processors, (b) PIM areas (c) energy efficiency (power/throughput) per unit PIM area with other processors. Area of only PIMs are considered.

based Neural Cache [4] and finally, another LUT based PIM, LAcc 217 [7] in terms of power consumption and throughput for CNN infer- 218 ence in Fig. 3a. We find that all the PIMs outperform both CPU and 219 GPU architectures due to the absense of memory access overheads. 220 Neural Cache is the slowest among the PIMs studied here due to its 221 bit-serial nature of computing. pPIM achieves higher performance 222 compared to LAcc due to pPIM's finer (4-bit) granularity of opera- 223 tions that results in smaller sized LUTs. Moreover, in-memory XOR 224 opration based mechanism for adding the partial products adopted 225 in LAcc is more expensive both in power and area compared to 226 additions within the LUTs themselves in pPIM. DRISA has higher 227 throughput than both of the LUT-based PIMs due to its ability to 228 parallelize operations along multiple memory banks. Howeover, this also causes higher power consumption in DRISA compared to 230 both LAcc and pPIM. The higher throughput of DrAcc can be attrib-231 uted to its use of ternary weighted convolutions that reduce MACs 232 to simpler addition operations. A higher size pPIM-512 with 512 233 clusters can improve the throughput significantly, albeit at 234 increased power consumption. 235

Figs. 3b and 3c shows a comparison of area and efficiency per 236 unit area of the PIMs respectively. The pPIM with 256 clusters has 237 a low area overhead (10.64 mm²) with TG implementation. LAcc 238 [7] reserves 4K lines per bank (of size 16K) for the LUTs and DRISA 239 [5] occupies ~40 percent chip area for implementing the logic, 240 leading to inefficient utilization of memory space. The LUT-based 241 PIMs have higher efficiency per unit area as they leverage memory 242 to implement their functionalities. 243

3.3 Performance Evaluation With Precision Scaling

We compare the performance and power consumption of the pPIM 245 with full-precision 8-bit operands as well as with precision-scaled 246 4-bit operands for various CNNs such as AlexNet, ResNet 18, 247



Fig. 4. Comparison of Performance & Energy Consumption of both full precision (8-bit fixed point) and scaled precision (4-bit fixed point) pPIM for different CNN algorithms.

244



Fig. 5. Accuracy comparison of both full precision (8-bit) and scaled precision (4-bit) pPIM architecture for different CNN algorithms.

ResNet 34, ResNet 50 & VGG 16, in order to investigate the impact 248 of precision-scaled computing on pPIM in Fig. 4. We can see that 249 due to the use of only 4 core-steps with precision scaling, as was 250251 shown in Fig. 2, the delay associated with performing one 4-bit MAC operation is half of that for 8-bit MAC, improving its throughput dur-252 ing inference by about 2x. For the 4-bit MAC operation, only 4 single 253 254 core-steps are required, resulting in approximately 1.35x reduction in 255 power consumption per MAC operation. This enables an overall 256 reduction in energy per frame in inference across all the CNNs as 257 shown in Fig. 4. While precision scaling improves both performance and power, it can result in a loss of accuracy of the CNNs. Corre-258 sponding top-5 accuracies on MNIST benchmarks are presented in 259 260 Fig. 5. For VGG-16 we used a representative set of images from 261 ImageNet for which the accuracy even with 64 floating point precision is only 72 percent. We observe that even with 4-bit fixed point 262 precision scaling, the accuracy of the CNNs do not degrade signifi-263 cantly compared to that in the case of 8-bit fixed point precision. 264 Moreover, the programmability of pPIM enables the user to choose 265 266 the precision level depending on the application demand.

267 4 CONCLUSIONS AND FUTURE WORK

In this paper we present the design of a programmable PIM archi-268 tecture, implemented with LUTs on a DRAM platform that can be 269 programmed to perform versatile CNN operations such as convolu-270 tions, pooling & activation function, accompanied by a high-271 bandwith & low latency data communication model built upon the 272 existing communication infrastructure of DRAM. The performance 273 evaluation of the pPIM chip for multiple CNNs and its comparison 274 against state-of-the-art CPU, GPU and other PIM architectures is pre-275 sented. We also present the performance and power consumption of 276 pPIM with precision scaling and can observe that it improves through-277 put and power by 2x and 1.35x respectively over its full-precision 278 operation mode, while sacrificing minimal accuracy. The functional 279 flexibility of the LUT based pPIM enables the expansion of its range of 280 functionality beyond DL applications to finite-element method (FEM) 281 282 computations, large-scale linear algebraic operations or other scientific 283 applications as well as support for online learning. In future, we intend 284 to implement online learning to take full advantage of the programma-285 bility of the pPIM during CNN training.

286 **ACKNOWLEDGMENTS**

This work was supported in part by the US National Science Foundation (NSF) CAREER Grant CNS-1553264. The authors would
like to thank Jack Lombardi & Richard Davis, Air Force Research
Laboratories (AFRL), Rome, NY.

291 **REFERENCES**

- [1] W. A. Wulf and S. A. McKee, "Hitting the memory wall," ACM SIGARCH
 Comput. Archit. News, vol. 23, no. 1, pp. 20–24, 1995.
- [2] K. Ando *et al.*, "BRein memory: A single-chip binary/ternary reconfigurable in-memory deep neural network accelerator achieving 1.4 TOPS at 0.6 W," *IEEE J. Solid-State Circuits*, vol. 53, no. 4, pp. 983–994, Apr. 2018.
- [3] V. Seshadri *et al.*, "Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology," in *Proc. 50th Annu. IEEE/ACM Int. Symp. Microarchitecture*, 2017, pp. 273–287.

- C. Eckert et al., "Neural cache: Bit-serial in-cache acceleration of deep neural 300 networks," in Proc. ACM/IEEE 45th Annu. Int. Symp. Comput. Archit., 2018, 301 pp. 383–396.
- [5] S. Li et al., "DRISA: A DRAM-based reconfigurable in-situ accelerator," in 303 Proc. 50th Annu. IEEE/ACM Int. Symp. Microarchit., 2017, pp. 288–301. 304
- [6] Q. Deng et al., "DrAcc: A DRAM based accelerator for accurate CNN 305 inference," in Proc. 55th ACM/ESDA/IEEE Des. Autom. Conf., 2018, pp. 1–6. 306
- [7] Q. Deng, Y. Zhang, M. Zhang, and J. Yang, "LAcc: Exploiting lookup tablebased fast and accurate vector multiplication in DRAM-based CNN accelerator," in *Proc. 56th ACM/IEEE Des. Autom. Conf.*, 2019, pp. 1–6. 309
- [8] D.-I. Jeon, K.-B. Park, and K.-S. Chung, "HMC-MAC: Processing in memory architecture for multiply-accumulate operations with hybrid memory 311 cube," *IEEE Comput. Archit. Lett.*, vol. 17, no. 1, pp. 5–8, Jan 2018.
- [9] V. Seshadri *et al.*, "RowClone: Fast and energy-efficient in-DRAM bulk data 313 copy and initialization," in *Proc. 46th Annu. IEEE/ACM Int. Symp. Micro-* 314 archit., 2013, pp. 185–197.
- [10] K. K. Chang, P. J. Nair, D. Lee, S. Ghose, M. K. Qureshi, and O. Mutlu, 316 "Low-cost inter-linked subarrays (LISA): Enabling fast inter-subarray data 317 movement in DRAM," in *Proc. IEEE Int. Symp. High Perform. Comput.* 318 *Archit.*, 2016, pp. 568–580. 319

▷ For more information on this or any other computing topic, 320 please visit our Digital Library at www.computer.org/csdl. 321