# Katayoun Neshatpour

George Mason University <a href="mailto:kneshatp@gmu.edu">kneshatp@gmu.edu</a>
Phone: +1-302-5627323

13105 Tall Shadows Ln, Fairfax, VA 22033 https://mason.gmu.edu/~kneshatp/

#### **EDUCATION**

#### George Mason University, Fairfax, VA

Ph.D., Computer Engineering, Expected: Summer 2017

- Thesis: Hardware Acceleration of Big Data Applications in MapReduce
- Advisor: Houman Homayoun, GPA: 4/4

### Sharif University of Technology, Tehran, Iran

M.Sc., Electronics, Feb 2012

- Thesis: Design and Implementation of a 4×4 MIMO Detector Applied to the LTE
- Advisor: Mahdi Shabany

Isfahan University of Technology, Isfahan, Iran

B.Sc., Electronics, Sep 2009

- Thesis: Steganography and Steganalysis
- Advisor: Saeid Sadri

TECHNICAL
CKILLC

EDA tools	Xilinx	Vivado,	Cadense	Virtuoso,	PSPICE,	HSPICE,	Codevision,

PSIM, NC-Verilog, SOC Encounter, Primetime, Altera Quartus II, Xilinx ISE, ModelSim, Active HDL, SMTSIM, McPAT, Hotspot,

Weka

Scripting Language Python, Perl HDL Language Verilog, VHDL

Programming Language C/C++, MapReduce Hadoop streaming, Pascal, Assembly(C6000 DSP)

Engineering Software MATLAB, Simulink, Code Composer Studio

Hardware Experience Xilinx Zedboard and MicroZed featuring Zynq SoC, DE2 and DE2-70

board featuring Altera Cyclone II FPGA, XilinxVirtex-6 ML605

Evaluation chip, MSP430 microprocessor

## RESEARCH /WORK EXPERIENCE

- Research on "MapReduce acceleration". (Spring 2015-present)
  - Microarchitecture analysis on heterogonous Big+Little Core systems
  - Characterization of Big Data Application on Heterogeneous CPU+FPGA platforms
  - Implementation of machine learning algorithms in Apache Hadoop streaming.
  - Hardware acceleration of the map and reduce functions of MapReduce on Xilinx Zedboard.
- Research on inverse thermal dependence-aware dynamic thermal managements for multi-core processors. (Fall 2014)
- FPGA-optimized adders and modular adders for long integers (Spring 2014)
- A twin axis foam turret with a directional control pad and LCD display controlled by MSP430 microprocessor. (Fall 2013)
- Implementation of the advanced encryption standard (AES) in offset code book mode (OCB), including VHDL and MATLAB implementations. (Fall 2013)
- M.Sc. thesis on "the Design and Implementation of a 4×4 MIMO Detector Applied to the LTE", including, design, FPGA verification and chip fabrication. (2011-2012)
- Simulation, implementation and verification of several DVB-T digital frontend blocks including Randomizer, inner encoder, Viterbi decoder, Reed Solomon encoder and decoder. (Spring 2010)
- Design, Layout and analysis of a Cascode differential amplifier including DRC, LVS and RC-extracted simulation using Cadence Virtuoso. (Fall 2009)
- B.Sc. thesis on "Steganography and Steganalysis", including MATLAB implementation of data embedding in picture files, detection and estimation of hidden data using RS Steganalysis. (Summer 2009)

#### **PUBLICATIONS** K. Neshatpour, A. Koohi, H. Homayoun, "Hardware acceleration of biomedical **ISCAS** applications in the MapReduce," invited paper in IEEE Int Symp Circuits and Svst, 2015. K. Neshatpour, M. Malik, MA. Ghodrat, S Avesta, H. Homayoun, "Energy-IEEE Big Data Acceptance rate efficient acceleration of big data analytics applications using FPGAs," in IEEE (17%)Big data, 2015. **GLSVLSI** K. Neshatpour, A. Khajeh, W. Burleson, H. Homayoun, "Revisiting dynamic Acceptance rate thermal management exploiting inverse thermal dependence," in proc 25th Great (28%)Lakes Symp VLSI, 2015 **CCGRID** K. Neshatpour, M. Malik, H. Homayoun,"Accelerating machine-learning kernels Acceptance rate in Hadoop using FPGAs," 15th IEEE/ACM Int Symp Cluster, Cloud and Grid (25%) Computing, May 2015. K. Neshatpour, M. Malik, M.A. Ghodrat, Houman Homayoun, "Accelerating FCCMBig-Data Analytics Using FPGAs," IEEE 23rd Int Symp Field-Programmable Custom Computing Machines, May 2015. K. Neshatpour, M. Shabany, P.G. Gulak, "A high-throughput VLSI architecture TCAS I for a hard and soft SC-FDMA MIMO Detectors," IEEE Trans Circuit and *Systems I*, pp. 761-770, Feb 2015. K. Neshatpour, M. Mahdavi, M. Shabany, "A low-complexity high-throughput **ISCAS** ASIC for the SC-FDMA MIMO detectors," in IEEE Int Symp Circuits and Systems, pp. 3065-3068, May 2012 **PUBLICATIONS** K. Neshatpour, F. Farahmand, M. Malik, A. Sasan, H. Homayoun, "Hardware *ISCA* **UNDER** accelerated nappers for Hadoop MapReduce streaming," submitted to **REVIEW** International Symposium on Computer Architecture, 2016. M. Malik, K. Neshatpour, H. Homayoun, "Big vs. Little core for energy-efficient Sigmetrics Hadoop MapReduce computing," submitted to ACM Sigmetrics, 2015. HONORS AND Travel Awards GSTF travel grant for 2015 IEEE Big Data conference, Santa Clara CA. **AWARDS** Student support travel grant to attend ISCAS 2012, Seoul, South Korea. Student Awards George Mason University Summer research assistantship, 2015. George Mason University 3-year presidential scholarship (2013-2016) George Mason University Deans scholarship (2013-2014) Ranked 25th among more than 23000 participants in the Master of Honors Electrical Engineering nationwide University Entrance Exam.

GRADUAT	ľ	
COURSES		

Digital Signal Processing Comp Sys performance evaluation Data Convertor CKT design Digital System Design with FPGA CMOS CKT design Digital Electronics Computer Arithmetic Advanced Microprocessors Semiconductor Technology ASIC/FPGA sys design Machine Learning

#### **REFERENCES**

Houman Homayoun Assistant Professor George Mason University <a href="mailto:hhomayou@gmu.edu">hhomayou@gmu.edu</a>

Avesta Sasan Researcher Qualcomm avesta.sasan@gmail.com Kris Gaj Associate Professor George Mason University kgaj@gmu.edu

Mahdi Shabany Associate Professor Sharif University of Technology mahdi@sharif.edu Mohammad Ali Ghodrat Software Engineer Google Inc ghodrat@gmail.com

Wayne Burleson Senior Fellow AMD

burleson@ecs.umass.edu