%PDF-1.4
%
1 0 obj
<>stream
application/pdfIEEEIEEE Design & Test;2018;35;2;10.1109/MDAT.2017.2764075Through-silicon interposer (TSI)memory-logic integrationvoltage-swing tuningreceiver compensationQ-learninglow power I/OQ-Learning-Based Voltage-Swing Tuning and Compensation for 2.5-D Memory-Logic IntegrationDongjun XuNingmei YuHantao HuangP. D. Sai ManojHao Yu
IEEE Design & Test91 April 201823510.1109/MDAT.2017.276407599
endstream
endobj
2 0 obj
<>stream
H\An@E"DB,;$gA·(!߯
*춻\f&w6pMpplYk9ce
]rGyݭ-!v]g8~rZ6Sk=]w!ymi6\ƺ O!X%,ոpl1
ApP:(Lc!Әi4f25j4͓={2e^쭡kx>`샡>>xzzxzzzxzzzxzzzxzzzxzzzxzzzxzz>/r8='54"Xγ=0
'V
endstream
endobj
3 0 obj
<>/ExtGState<>>>/BBox[-10 -10 10 10]/Length 19352>>stream
H|W,
W(6wz+p]^|Vt2%$oqyf~~ׯ3?_l;F]Y3~}~xE)'Gu#{|eEX6UI9I ߾v
¤]L^ƧIc¦!
{")