















































Inner-Round Pipelining: Timing			
CLK			
IN	P1 P2	P3 P4	P5 P6
OUT		C1 C2	C3C4
$_{\text{#rounds}} (k \cdot \text{reduced_clock_period})$			







































