Hands-On Session 1 - VHDL Simulators

Minimum Logic Unit

Session 1 Handout (PDF)
Block Diagram

VHDL Code

Right-click and select "Save Target As" to save to computer.
Minimum Logic Unit
Minimum Logic Unit Test Bench